Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fixed FPGA build error #29

Merged
merged 1 commit into from
Dec 6, 2019
Merged

Fixed FPGA build error #29

merged 1 commit into from
Dec 6, 2019

Conversation

arupde171
Copy link
Collaborator

Added signal width to fix FPGA build error.

@aprnath aprnath merged commit 1651bdf into chipsalliance:master Dec 6, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants