Skip to content
View asanaullah's full-sized avatar

Block or report asanaullah

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. edge_testbed edge_testbed Public

    Verilog 2 2

  2. ZipVersa-SSDP ZipVersa-SSDP Public

    A script for building/installing the ZipVersa project and its dependencies

    Makefile 1 1

  3. mem-re mem-re Public

    A Research-Centric Open Source DDR3 Controller

    Verilog 1 1

  4. zipversa zipversa Public

    Forked from ZipCPU/zipversa

    A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure

    Verilog 1

  5. Verified_Open_IPs Verified_Open_IPs Public

    A collection of Open Source IP blocks for various functions

    Verilog

  6. nextpnr-xilinx nextpnr-xilinx Public

    Forked from gatecat/nextpnr-xilinx

    Experimental flows using nextpnr for Xilinx devices

    C++