Skip to content
View zhangjialiang-tt's full-sized avatar
2 followers · 14 following
  • alibaba

Block or report zhangjialiang-tt

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@ruck314
Larry Ruckman ruck314
@GregAC
Greg Chadwick GregAC
Digital Design Lead @lowRISC

Bristol, UK

@jakubcabal
Jakub Cabal jakubcabal
Developer of FPGA firmware in project Liberouter (CESNET). Experience with VHDL and FPGA over 8 years.

@CESNET Czech Republic

@alexforencich
Alex Forencich alexforencich

UC San Diego La Jolla, CA

@ATaylorCEngFIET
Adam Taylor ATaylorCEngFIET
Adam Taylor is an expert in design and development of embedded systems and FPGA's for several end applications.

http://adiuvoengineering.com/ United Kingdom

@runwithcc
易仁永澄 runwithcc
个人成长指引者、教练； 自我管理系统构架专家； 生涯发展规划、咨询师； 幸福进化俱乐部™创始人。 more：http://blog.hiddenwangcc.com/aboutme

威海永澄文化传播有限公司 山东威海

@llSourcell
Siraj Raval llSourcell
subscribe to my youtube channel! www.youtube.com/c/sirajraval

San Francisco, CA

@yangtong24
yangtong yangtong24
@xupsh
中文学习资料和开源设计 xupsh

Pudong Shanghai

@programthink
编程随想 programthink

China

@AllenDowney
Allen Downey AllenDowney
Professor Emeritus at Olin College, author of Think Python, Think Bayes, Think Stats, and other books. Blog author of Probably Overthinking It.

Olin College of Engineering Needham, MA, USA

@olofk
Olof Kindgren olofk
@aolofsson
Andreas Olofsson aolofsson
Reducing the barrier to silicon at Zero ASIC. Formerly @ DARPA, Adapteva, Analog Devices, Texas Instruments.

Zero ASIC Corporation Cambridge, MA, USA

@NingHeChuan
SiliconPeasant NingHeChuan