vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/Clang-Tools and generates a fault injection API.
-
Updated
Sep 4, 2024 - C++
vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/Clang-Tools and generates a fault injection API.
RTL-like Simulation and Evaluation in Python
Description and synthesis (Register-transfer level) of hardware that takes three voltages as input via A/D converters (using the soc/eoc handshake) and returns the minimum value to the consumer using dav/rfd handshake.
A synthesizable and modular Kogge-Stone Adder (KSA) implementation in SystemVerilog.
Add a description, image, and links to the register-transfer-level topic page so that developers can more easily learn about it.
To associate your repository with the register-transfer-level topic, visit your repo's landing page and select "manage topics."