Skip to content
View searsm8's full-sized avatar
🏠
Working from home
🏠
Working from home

Block or report searsm8

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
searsm8/README.md
  • 👋 Hi, I’m Mark Sears
  • I'm a PhD student at UT Dallas studying FPGA implementation, tools, and algorithms.
  • Right now I'm working on implementing a placement algorithm on the Xilinx Versal architecture.
  • You can email me at mark.sears@utdallas.edu

Pinned Loading

  1. AIEplace AIEplace Public

    Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.

    C++ 6 5

  2. mlir-aie mlir-aie Public

    Forked from Xilinx/mlir-aie

    An MLIR-based toolchain for Xilinx Versal AIEngine-based devices.

    MLIR

  3. ISPD_2020 ISPD_2020 Public

    Code for the International Symposium of Physical Design (ISPD) 2020 Contest Objective is to provide heuristic solutions for Cerebras' Wafer Scale Engine (WSE)

    C++ 3 3

  4. DSE DSE Public

    Scripts to perform Design Space Exploration (DSE) using CyberWorkBench High-Level Synthesis tool

    Python 1

  5. FM_Partitioning FM_Partitioning Public

    Program which implements Fiduccia–Mattheyses partitioning algorithm

    C++ 4

  6. MSDAP MSDAP Public

    Verilog project to implement an ASIC chip from specification to tape out. Performs audio filtering, known as the Mini Stereo Digital Audio Processor (MSDAP)

    Verilog 4