Skip to content
View flygerzy's full-sized avatar

Block or report flygerzy

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Wechat Chat History Exporter 微信聊天记录导出备份程序

C++ 6,161 559 Updated Aug 28, 2022

SuperCom 是一款串口调试工具

C# 428 67 Updated Dec 26, 2023

Verilog Extensions for Emacs

Emacs Lisp 51 8 Updated Sep 17, 2024

数字IC相关资料

920 280 Updated Nov 17, 2020

收藏一些电子书

1 Updated Dec 29, 2020

Chinese copywriting guidelines for better written communication/中文文案排版指北

14,188 1,823 Updated May 17, 2024

帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目

3,830 655 Updated May 15, 2022

Must-have verilog systemverilog modules

Verilog 1,600 369 Updated Jul 6, 2024

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2,077 281 Updated Sep 15, 2024

Learning Vim and Vimscript doesn't have to be hard. This is the guide that you're looking for 📖

13,596 1,052 Updated May 29, 2024