Skip to content
View chaozhang2000's full-sized avatar
9 followers · 9 following

Block or report chaozhang2000

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

Showing results

chaozhang2000 / HI-CGRA-Flow

3 Updated Apr 22, 2024

celialychee / LLM_repo

Python 4 Updated Sep 3, 2024

formulahendry / 955.WLB

955 不加班的公司名单 - 工作 955，work–life balance (工作与生活的平衡)

34,649 1,749 Updated May 24, 2024

pku-dasys / pillars

An integrated CGRA design framework

Scala 83 12 Updated Dec 7, 2023

StanfordAHA / garnet

Next generation CGRA generator

Python 106 11 Updated Sep 27, 2024

ecolab-nus / lisa

A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.

Dockerfile 36 3 Updated Oct 31, 2022

lizhirui / DreamCoreV2

C 20 2 Updated Apr 16, 2023

lizhirui / DreamCore

C++ 62 2 Updated Sep 23, 2022

Vitamin0304 / ChartDisplay

用于单片机控制系统的数据可视化。

C# 3 Updated Jul 20, 2021

Starrynightzyq / Nexys4DDR-ARM-M3-Plate-Recognition

车牌识别,FPGA,2019全国大学生集成电路创新创业大赛

VHDL 127 21 Updated Dec 8, 2019

MJoergen / nexys4ddr

Various projects for the Nexys4DDR board from Digilent

VHDL 126 15 Updated Aug 30, 2023

haozewu / C51

使用VSCode结合SDCC作为51单片机开发环境

C 53 18 Updated Nov 8, 2019