Skip to content

Core generation scripts for various FPGA boards

License

Notifications You must be signed in to change notification settings

MJoergen/MiSTeX-boards

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

80 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

MiSTeX

Usage example for Menu core:

echo export PATH="/opt/intelFPGA_lite/17.1/quartus/bin:$PATH"
# python3 [path_to_board_definition.py] [core_name]
python3 mistex_boards/terasic_deca_retro_cape.py Menu

Note: You can use an up to date quartus for Intel based development boards, unlike MiSTer. For Xilinx based boards, you need a recend Vivado version installed.

You will need to have the LiteX python packages installed though pip3 install litex and follow LiteX installation guide from https://github.com/enjoy-digital/litex/wiki/Installation

About

Core generation scripts for various FPGA boards

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 73.7%
  • SystemVerilog 13.8%
  • Tcl 8.7%
  • Python 2.6%
  • C 1.2%