Skip to content
View zonyzhao's full-sized avatar
6 followers · 10 following

Block or report zonyzhao

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Lists (1)

Sort Name ascending (A-Z)
Sort by
Name ascending (A-Z) Name descending (Z-A) Newest Oldest Last updated
Beta Lists are currently in beta. Share feedback and report bugs.

Stars

2 stars written in Verilog
Clear filter

riscv-mcu / e203_hbirdv2

The Ultra-Low Power RISC-V Core

Verilog 1,201 333 Updated Sep 5, 2024

google / CFU-Playground

Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.githu…

Verilog 459 117 Updated Sep 20, 2024