{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":2276287,"defaultBranch":"master","name":"riscv-isa-sim","ownerLogin":"riscv-software-src","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2011-08-26T20:00:24.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/89536631?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1727392180.0","currentOid":""},"activityList":{"items":[{"before":"666da337f821f802c5cc40458e85e4de2dc4df21","after":"00cf1eb2a809369f0556ca143229009b675f5356","ref":"refs/heads/master","pushedAt":"2024-09-27T01:19:36.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Merge pull request #1820 from YenHaoChen/pr-halt\n\nrefactor: Remove dcsr::halt variable","shortMessageHtmlLink":"Merge pull request #1820 from YenHaoChen/pr-halt"}},{"before":"4aaf6b5ee2c99a55f5bad82f61971c2961e88ae5","after":"d30dc8e43b86f6194e465756e0679d523c96cad7","ref":"refs/heads/ss-cbo-fault","pushedAt":"2024-09-26T23:11:18.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Raise store/AMO access fault on CBO to shadow-stack page\n\nProliferating the access_flags isn't ideal, but it wasn't clear how\nbetter to handle this case.","shortMessageHtmlLink":"Raise store/AMO access fault on CBO to shadow-stack page"}},{"before":null,"after":"4aaf6b5ee2c99a55f5bad82f61971c2961e88ae5","ref":"refs/heads/ss-cbo-fault","pushedAt":"2024-09-26T23:09:40.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Raise store/AMO access fault on CBO to shadow-stack page\n\nProliferating the access_flags isn't ideal, but it wasn't clear how\nbetter to handle this case.","shortMessageHtmlLink":"Raise store/AMO access fault on CBO to shadow-stack page"}},{"before":"de5094a1a901d77ff44f89b38e00fefa15d4018e","after":"666da337f821f802c5cc40458e85e4de2dc4df21","ref":"refs/heads/master","pushedAt":"2024-09-26T21:30:59.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Merge pull request #1816 from YenHaoChen/pr-halt\n\nOnly enter debug mode once with -H flag (halt_on_reset)","shortMessageHtmlLink":"Merge pull request #1816 from YenHaoChen/pr-halt"}},{"before":"9a641bb03e6b5318a09eff4cd08b2aa00ec92e97","after":null,"ref":"refs/heads/fix-1810","pushedAt":"2024-09-20T18:43:36.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"}},{"before":"19fdd76e056dcfd041901ce9b8e0031944de7209","after":"de5094a1a901d77ff44f89b38e00fefa15d4018e","ref":"refs/heads/master","pushedAt":"2024-09-20T18:43:35.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Merge pull request #1812 from riscv-software-src/fix-1810\n\nFurther improve ISA-string input validation","shortMessageHtmlLink":"Merge pull request #1812 from riscv-software-src/fix-1810"}},{"before":"881d13b27842dbc3e406419ce1b0e58fe6e7a2c9","after":"9a641bb03e6b5318a09eff4cd08b2aa00ec92e97","ref":"refs/heads/fix-1810","pushedAt":"2024-09-20T11:39:24.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Validate Zvl ISA string correctly\n\nSee #1810 for explanation of how this can go wrong.\n\nResolves #1810","shortMessageHtmlLink":"Validate Zvl ISA string correctly"}},{"before":null,"after":"881d13b27842dbc3e406419ce1b0e58fe6e7a2c9","ref":"refs/heads/fix-1810","pushedAt":"2024-09-20T11:37:37.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Validate Zvl ISA string correctly\n\nSee #1810 for explanation of how this can go wrong.\n\nResolves #1810","shortMessageHtmlLink":"Validate Zvl ISA string correctly"}},{"before":"6b74bd669dd596ddd1bc7ed611441278c3b0b1ec","after":null,"ref":"refs/heads/fix-1810","pushedAt":"2024-09-20T11:18:18.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"}},{"before":"52aff0233f5cc844ea047b4e16806f576cd8815b","after":"19fdd76e056dcfd041901ce9b8e0031944de7209","ref":"refs/heads/master","pushedAt":"2024-09-20T11:18:17.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Merge pull request #1811 from riscv-software-src/fix-1810\n\nValidate Zvl ISA string correctly","shortMessageHtmlLink":"Merge pull request #1811 from riscv-software-src/fix-1810"}},{"before":null,"after":"6b74bd669dd596ddd1bc7ed611441278c3b0b1ec","ref":"refs/heads/fix-1810","pushedAt":"2024-09-20T11:07:19.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Validate Zvl ISA string correctly\n\nSee #1810 for explanation of how this can go wrong.\n\nResolves #1810","shortMessageHtmlLink":"Validate Zvl ISA string correctly"}},{"before":"0cc5ecce053c6dfa44e4a865d2838fc8d7d771dc","after":"52aff0233f5cc844ea047b4e16806f576cd8815b","ref":"refs/heads/master","pushedAt":"2024-09-18T11:06:33.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Merge pull request #1804 from ved-rivos/ssdbltrp_typo\n\nFix error in reading right sstatus","shortMessageHtmlLink":"Merge pull request #1804 from ved-rivos/ssdbltrp_typo"}},{"before":"c187be0a1e5a1bbaee1f601001fa16570abb6bab","after":null,"ref":"refs/heads/remove-compile-flags","pushedAt":"2024-09-14T12:05:45.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"jerryz123","name":"Jerry Zhao","path":"/jerryz123","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14086183?s=80&v=4"}},{"before":"2e816f23cba244abe9201ba22dc2b4a891e63264","after":"0cc5ecce053c6dfa44e4a865d2838fc8d7d771dc","ref":"refs/heads/master","pushedAt":"2024-09-14T12:05:43.000Z","pushType":"pr_merge","commitsCount":4,"pusher":{"login":"jerryz123","name":"Jerry Zhao","path":"/jerryz123","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14086183?s=80&v=4"},"commit":{"message":"Merge pull request #1807 from riscv-software-src/remove-compile-flags\n\nRemove --with-isa/priv compile flags","shortMessageHtmlLink":"Merge pull request #1807 from riscv-software-src/remove-compile-flags"}},{"before":"b47080fea4d5f33df560183a6928f4a9619adadf","after":"c187be0a1e5a1bbaee1f601001fa16570abb6bab","ref":"refs/heads/remove-compile-flags","pushedAt":"2024-09-14T08:23:01.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jerryz123","name":"Jerry Zhao","path":"/jerryz123","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14086183?s=80&v=4"},"commit":{"message":"Remove leftover config.h includes in dasm/log-parser","shortMessageHtmlLink":"Remove leftover config.h includes in dasm/log-parser"}},{"before":"d90e6df9c3a489a7cd0e8c9b02379e8fd3de3a38","after":"b47080fea4d5f33df560183a6928f4a9619adadf","ref":"refs/heads/remove-compile-flags","pushedAt":"2024-09-14T08:17:41.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jerryz123","name":"Jerry Zhao","path":"/jerryz123","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14086183?s=80&v=4"},"commit":{"message":"Remove --with-priv compile flag","shortMessageHtmlLink":"Remove --with-priv compile flag"}},{"before":null,"after":"d90e6df9c3a489a7cd0e8c9b02379e8fd3de3a38","ref":"refs/heads/remove-compile-flags","pushedAt":"2024-09-14T08:11:38.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"jerryz123","name":"Jerry Zhao","path":"/jerryz123","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14086183?s=80&v=4"},"commit":{"message":"Remove --with-isa compile-time option","shortMessageHtmlLink":"Remove --with-isa compile-time option"}},{"before":"d7ded0cf857d547fce49aac90e2b7ff10ab99d45","after":"2e816f23cba244abe9201ba22dc2b4a891e63264","ref":"refs/heads/master","pushedAt":"2024-09-11T22:29:02.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Merge pull request #1796 from cyyself/tmp_mcountinhibit\n\nadd support for mcountinhibit CSR","shortMessageHtmlLink":"Merge pull request #1796 from cyyself/tmp_mcountinhibit"}},{"before":"cb78f095ded11a980ea3b2609676b87c9339cb41","after":"d7ded0cf857d547fce49aac90e2b7ff10ab99d45","ref":"refs/heads/master","pushedAt":"2024-09-10T23:51:03.000Z","pushType":"pr_merge","commitsCount":5,"pusher":{"login":"YenHaoChen","name":null,"path":"/YenHaoChen","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/39526191?s=80&v=4"},"commit":{"message":"Merge pull request #1793 from rtwfroody/native_triggers2\n\nOnly implement one solution for native triggers.","shortMessageHtmlLink":"Merge pull request #1793 from rtwfroody/native_triggers2"}},{"before":"2538c1fb203056fcdb96ea0f06dc1fbde5da73a5","after":"cb78f095ded11a980ea3b2609676b87c9339cb41","ref":"refs/heads/master","pushedAt":"2024-09-03T04:38:13.000Z","pushType":"pr_merge","commitsCount":5,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Merge pull request #1797 from YenHaoChen/pr-vector\n\nvector: disassemble: Let operand ordering be vd, [vrf]s1, vs2 to vector multiply-add instructions","shortMessageHtmlLink":"Merge pull request #1797 from YenHaoChen/pr-vector"}},{"before":"52f045d9ba21fe0552c1475e4171fddc3c13c5e3","after":null,"ref":"refs/heads/support-larger-addresses","pushedAt":"2024-09-02T23:33:59.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"}},{"before":"3c5b1bb09ef6daf4146e311d1303cb8dd67c5ff3","after":"2538c1fb203056fcdb96ea0f06dc1fbde5da73a5","ref":"refs/heads/master","pushedAt":"2024-09-02T23:33:59.000Z","pushType":"pr_merge","commitsCount":5,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Merge pull request #1788 from riscv-software-src/support-larger-addresses\n\nLift restriction on physical-address size","shortMessageHtmlLink":"Merge pull request #1788 from riscv-software-src/support-larger-addre…"}},{"before":"3f556d66e286bb41fe3013b2ece39c08c696b3fc","after":"3c5b1bb09ef6daf4146e311d1303cb8dd67c5ff3","ref":"refs/heads/master","pushedAt":"2024-08-30T20:32:38.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Merge pull request #1779 from rtwfroody/trigger_timing\n\nFor mcontrol6, default to BEFORE timing.","shortMessageHtmlLink":"Merge pull request #1779 from rtwfroody/trigger_timing"}},{"before":"272c149f37100780dc97df4661561f17ea5dc1d5","after":"3f556d66e286bb41fe3013b2ece39c08c696b3fc","ref":"refs/heads/master","pushedAt":"2024-08-30T02:55:59.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Merge pull request #1791 from YenHaoChen/pr-pm\n\npointer masking: Always apply sstatus.MXR regardless of effective V","shortMessageHtmlLink":"Merge pull request #1791 from YenHaoChen/pr-pm"}},{"before":"5029aa7ce84947d969fa7624b970ddfd026ee0b8","after":"272c149f37100780dc97df4661561f17ea5dc1d5","ref":"refs/heads/master","pushedAt":"2024-08-28T20:26:29.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Merge pull request #1789 from YenHaoChen/pr-pm\n\npointer masking: Consider effective v bit instead of current v bit","shortMessageHtmlLink":"Merge pull request #1789 from YenHaoChen/pr-pm"}},{"before":"eb07f100a37c12d2c0eb5501394c6c09342985c8","after":null,"ref":"refs/heads/fix-cfg-priv","pushedAt":"2024-08-28T02:40:31.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"jerryz123","name":"Jerry Zhao","path":"/jerryz123","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14086183?s=80&v=4"}},{"before":"60f02dd1d8ab4f0e9182469425196b96ceb3bb8a","after":"5029aa7ce84947d969fa7624b970ddfd026ee0b8","ref":"refs/heads/master","pushedAt":"2024-08-28T02:40:29.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"jerryz123","name":"Jerry Zhao","path":"/jerryz123","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/14086183?s=80&v=4"},"commit":{"message":"Merge pull request #1787 from riscv-software-src/fix-cfg-priv","shortMessageHtmlLink":"Merge pull request #1787 from riscv-software-src/fix-cfg-priv"}},{"before":"47f427fb186b0af2eb256b5a3365cb1ba2727837","after":"52f045d9ba21fe0552c1475e4171fddc3c13c5e3","ref":"refs/heads/support-larger-addresses","pushedAt":"2024-08-28T01:16:59.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Lift restriction on physical-address size\n\nIt remains true that PTEs can only represent addresses >= 2^56, but there's\nno need to impose that constraint on untranslated accesses.","shortMessageHtmlLink":"Lift restriction on physical-address size"}},{"before":null,"after":"47f427fb186b0af2eb256b5a3365cb1ba2727837","ref":"refs/heads/support-larger-addresses","pushedAt":"2024-08-28T01:10:13.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Lift restriction on physical-address size\n\nIt remains true that PTEs can only represent addresses >= 2^56, but there's\nno need to impose that constraint on untranslated accesses.","shortMessageHtmlLink":"Lift restriction on physical-address size"}},{"before":"20cd44ade6f92142e87d67866d5e436cdf914e72","after":"60f02dd1d8ab4f0e9182469425196b96ceb3bb8a","ref":"refs/heads/master","pushedAt":"2024-08-27T21:27:11.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Merge pull request #1786 from YenHaoChen/pr-mcontrol\n\ntriggers: Let mcontrol.match be default (0/equal) if maskmax is 0","shortMessageHtmlLink":"Merge pull request #1786 from YenHaoChen/pr-mcontrol"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOS0yN1QwMToxOTozNi4wMDAwMDBazwAAAATCGG6k","endCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wOC0yN1QyMToyNzoxMS4wMDAwMDBazwAAAASl1ir_"}},"title":"Activity · riscv-software-src/riscv-isa-sim"}