Skip to content
View j4ger's full-sized avatar
  • 22:24 (UTC +08:00)

Block or report j4ger

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.
10 stars written in Verilog
Clear filter

Must-have verilog systemverilog modules

Verilog 1,600 369 Updated Jul 6, 2024

The Ultra-Low Power RISC-V Core

Verilog 1,201 333 Updated Sep 5, 2024

The RIFFA development repository

Verilog 763 313 Updated Jun 11, 2024

Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM). . . . . . Online tutorial: https://google.githu…

Verilog 459 117 Updated Sep 20, 2024

Chisel components for FPGA projects

Verilog 114 27 Updated Sep 19, 2023

Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder

Verilog 99 27 Updated Jan 26, 2013

A Full Hardware Real-Time Ray-Tracer

Verilog 89 13 Updated Oct 5, 2022

Video Stream Scaler

Verilog 39 14 Updated Jul 17, 2014

Demo Sources for Learning Spinal HDL

Verilog 12 2 Updated Dec 5, 2022
Verilog 4 1 Updated Dec 13, 2020