Skip to content

Latest commit

 

History

History

xs_nanhu_fpga

Folders and files

NameName
Last commit message
Last commit date

parent directory

..
 
 
 
 
 
 
 
 
 
 
 
 

Core RTL to FPGA Steps

  1. modify Makefile.nanhu, assign CORE_DIR

  2. make nanhu or nanhu_tango_19p (this step compile a project named xs_nanhu) (from this step on, you may use vivado gui)

  3. make bitstream (start background bitstream gen)

  4. wait (watch "xs_nanhu/xs_nanhu.runs/xxxx/runme.log") (wait for bitstream gen to finish)

  5. run wudizzf script