forked from DKU-StarLab/ConfZNS
-
Notifications
You must be signed in to change notification settings - Fork 0
/
trace-hw_s390x.c
141 lines (138 loc) · 4.52 KB
/
trace-hw_s390x.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
/* This file is autogenerated by tracetool, do not edit. */
#include "qemu/osdep.h"
#include "qemu/module.h"
#include "trace-hw_s390x.h"
uint16_t _TRACE_CSS_ENABLE_FACILITY_DSTATE;
uint16_t _TRACE_CSS_CRW_DSTATE;
uint16_t _TRACE_CSS_CHPID_ADD_DSTATE;
uint16_t _TRACE_CSS_NEW_IMAGE_DSTATE;
uint16_t _TRACE_CSS_ASSIGN_SUBCH_DSTATE;
uint16_t _TRACE_CSS_IO_INTERRUPT_DSTATE;
uint16_t _TRACE_CSS_ADAPTER_INTERRUPT_DSTATE;
uint16_t _TRACE_CSS_DO_SIC_DSTATE;
uint16_t _TRACE_VIRTIO_CCW_INTERPRET_CCW_DSTATE;
uint16_t _TRACE_VIRTIO_CCW_NEW_DEVICE_DSTATE;
uint16_t _TRACE_VIRTIO_CCW_SET_IND_DSTATE;
uint16_t _TRACE_S390_PCI_CLP_CAP_DSTATE;
uint16_t _TRACE_S390_PCI_CLP_CAP_SIZE_DSTATE;
uint16_t _TRACE_S390_PCI_CLP_DEV_INFO_DSTATE;
TraceEvent _TRACE_CSS_ENABLE_FACILITY_EVENT = {
.id = 0,
.vcpu_id = TRACE_VCPU_EVENT_NONE,
.name = "css_enable_facility",
.sstate = TRACE_CSS_ENABLE_FACILITY_ENABLED,
.dstate = &_TRACE_CSS_ENABLE_FACILITY_DSTATE
};
TraceEvent _TRACE_CSS_CRW_EVENT = {
.id = 0,
.vcpu_id = TRACE_VCPU_EVENT_NONE,
.name = "css_crw",
.sstate = TRACE_CSS_CRW_ENABLED,
.dstate = &_TRACE_CSS_CRW_DSTATE
};
TraceEvent _TRACE_CSS_CHPID_ADD_EVENT = {
.id = 0,
.vcpu_id = TRACE_VCPU_EVENT_NONE,
.name = "css_chpid_add",
.sstate = TRACE_CSS_CHPID_ADD_ENABLED,
.dstate = &_TRACE_CSS_CHPID_ADD_DSTATE
};
TraceEvent _TRACE_CSS_NEW_IMAGE_EVENT = {
.id = 0,
.vcpu_id = TRACE_VCPU_EVENT_NONE,
.name = "css_new_image",
.sstate = TRACE_CSS_NEW_IMAGE_ENABLED,
.dstate = &_TRACE_CSS_NEW_IMAGE_DSTATE
};
TraceEvent _TRACE_CSS_ASSIGN_SUBCH_EVENT = {
.id = 0,
.vcpu_id = TRACE_VCPU_EVENT_NONE,
.name = "css_assign_subch",
.sstate = TRACE_CSS_ASSIGN_SUBCH_ENABLED,
.dstate = &_TRACE_CSS_ASSIGN_SUBCH_DSTATE
};
TraceEvent _TRACE_CSS_IO_INTERRUPT_EVENT = {
.id = 0,
.vcpu_id = TRACE_VCPU_EVENT_NONE,
.name = "css_io_interrupt",
.sstate = TRACE_CSS_IO_INTERRUPT_ENABLED,
.dstate = &_TRACE_CSS_IO_INTERRUPT_DSTATE
};
TraceEvent _TRACE_CSS_ADAPTER_INTERRUPT_EVENT = {
.id = 0,
.vcpu_id = TRACE_VCPU_EVENT_NONE,
.name = "css_adapter_interrupt",
.sstate = TRACE_CSS_ADAPTER_INTERRUPT_ENABLED,
.dstate = &_TRACE_CSS_ADAPTER_INTERRUPT_DSTATE
};
TraceEvent _TRACE_CSS_DO_SIC_EVENT = {
.id = 0,
.vcpu_id = TRACE_VCPU_EVENT_NONE,
.name = "css_do_sic",
.sstate = TRACE_CSS_DO_SIC_ENABLED,
.dstate = &_TRACE_CSS_DO_SIC_DSTATE
};
TraceEvent _TRACE_VIRTIO_CCW_INTERPRET_CCW_EVENT = {
.id = 0,
.vcpu_id = TRACE_VCPU_EVENT_NONE,
.name = "virtio_ccw_interpret_ccw",
.sstate = TRACE_VIRTIO_CCW_INTERPRET_CCW_ENABLED,
.dstate = &_TRACE_VIRTIO_CCW_INTERPRET_CCW_DSTATE
};
TraceEvent _TRACE_VIRTIO_CCW_NEW_DEVICE_EVENT = {
.id = 0,
.vcpu_id = TRACE_VCPU_EVENT_NONE,
.name = "virtio_ccw_new_device",
.sstate = TRACE_VIRTIO_CCW_NEW_DEVICE_ENABLED,
.dstate = &_TRACE_VIRTIO_CCW_NEW_DEVICE_DSTATE
};
TraceEvent _TRACE_VIRTIO_CCW_SET_IND_EVENT = {
.id = 0,
.vcpu_id = TRACE_VCPU_EVENT_NONE,
.name = "virtio_ccw_set_ind",
.sstate = TRACE_VIRTIO_CCW_SET_IND_ENABLED,
.dstate = &_TRACE_VIRTIO_CCW_SET_IND_DSTATE
};
TraceEvent _TRACE_S390_PCI_CLP_CAP_EVENT = {
.id = 0,
.vcpu_id = TRACE_VCPU_EVENT_NONE,
.name = "s390_pci_clp_cap",
.sstate = TRACE_S390_PCI_CLP_CAP_ENABLED,
.dstate = &_TRACE_S390_PCI_CLP_CAP_DSTATE
};
TraceEvent _TRACE_S390_PCI_CLP_CAP_SIZE_EVENT = {
.id = 0,
.vcpu_id = TRACE_VCPU_EVENT_NONE,
.name = "s390_pci_clp_cap_size",
.sstate = TRACE_S390_PCI_CLP_CAP_SIZE_ENABLED,
.dstate = &_TRACE_S390_PCI_CLP_CAP_SIZE_DSTATE
};
TraceEvent _TRACE_S390_PCI_CLP_DEV_INFO_EVENT = {
.id = 0,
.vcpu_id = TRACE_VCPU_EVENT_NONE,
.name = "s390_pci_clp_dev_info",
.sstate = TRACE_S390_PCI_CLP_DEV_INFO_ENABLED,
.dstate = &_TRACE_S390_PCI_CLP_DEV_INFO_DSTATE
};
TraceEvent *hw_s390x_trace_events[] = {
&_TRACE_CSS_ENABLE_FACILITY_EVENT,
&_TRACE_CSS_CRW_EVENT,
&_TRACE_CSS_CHPID_ADD_EVENT,
&_TRACE_CSS_NEW_IMAGE_EVENT,
&_TRACE_CSS_ASSIGN_SUBCH_EVENT,
&_TRACE_CSS_IO_INTERRUPT_EVENT,
&_TRACE_CSS_ADAPTER_INTERRUPT_EVENT,
&_TRACE_CSS_DO_SIC_EVENT,
&_TRACE_VIRTIO_CCW_INTERPRET_CCW_EVENT,
&_TRACE_VIRTIO_CCW_NEW_DEVICE_EVENT,
&_TRACE_VIRTIO_CCW_SET_IND_EVENT,
&_TRACE_S390_PCI_CLP_CAP_EVENT,
&_TRACE_S390_PCI_CLP_CAP_SIZE_EVENT,
&_TRACE_S390_PCI_CLP_DEV_INFO_EVENT,
NULL,
};
static void trace_hw_s390x_register_events(void)
{
trace_event_register_group(hw_s390x_trace_events);
}
trace_init(trace_hw_s390x_register_events)